******* Description ***********
CORE0_IBUS_ACS_MSK_IC_INT_ENA | The bit is used to enable interrupt by cpu access icache while the corresponding ibus is disabled which include speculative access. |
CORE0_IBUS_WR_IC_INT_ENA | The bit is used to enable interrupt by ibus trying to write icache |
CORE0_IBUS_REJECT_INT_ENA | The bit is used to enable interrupt by authentication fail. |
CORE0_DBUS_ACS_MSK_DC_INT_ENA | The bit is used to enable interrupt by cpu access dcache while the corresponding dbus is disabled which include speculative access. |
CORE0_DBUS_REJECT_INT_ENA | The bit is used to enable interrupt by authentication fail. |